Adding more ARM assembly stubs for op_ routines.

This commit is contained in:
Luis Ibanez 2012-12-25 15:48:51 -05:00
parent e6b3ddf829
commit 852e9c22b1
13 changed files with 390 additions and 0 deletions

30
sr_arm/op_fetchintrrpt.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_fetchintrrpt
.type op_fetchintrrpt, %function
op_fetchintrrpt:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_fetchintrrpt, .-op_fetchintrrpt

30
sr_arm/op_forchk1.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_forchk1
.type op_forchk1, %function
op_forchk1:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_forchk1, .-op_forchk1

30
sr_arm/op_forintrrpt.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_forintrrpt
.type op_forintrrpt, %function
op_forintrrpt:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_forintrrpt, .-op_forintrrpt

30
sr_arm/op_forloop.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_forloop
.type op_forloop, %function
op_forloop:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_forloop, .-op_forloop

30
sr_arm/op_linefetch.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_linefetch
.type op_linefetch, %function
op_linefetch:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_linefetch, .-op_linefetch

30
sr_arm/op_linestart.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_linestart
.type op_linestart, %function
op_linestart:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_linestart, .-op_linestart

30
sr_arm/op_mprofforchk1.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_mprofforchk1
.type op_mprofforchk1, %function
op_mprofforchk1:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_mprofforchk1, .-op_mprofforchk1

View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_mproflinefetch
.type op_mproflinefetch, %function
op_mproflinefetch:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_mproflinefetch, .-op_mproflinefetch

View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_mproflinestart
.type op_mproflinestart, %function
op_mproflinestart:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_mproflinestart, .-op_mproflinestart

30
sr_arm/op_retarg.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_retarg
.type op_retarg, %function
op_retarg:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_retarg, .-op_retarg

30
sr_arm/op_startintrrpt.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_startintrrpt
.type op_startintrrpt, %function
op_startintrrpt:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_startintrrpt, .-op_startintrrpt

30
sr_arm/op_zbfetch.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_zbfetch
.type op_zbfetch, %function
op_zbfetch:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_zbfetch, .-op_zbfetch

30
sr_arm/op_zbstart.s Normal file
View File

@ -0,0 +1,30 @@
#################################################################
# #
# Copyright 2001 Sanchez Computer Associates, Inc. #
# #
# This source code contains the intellectual property #
# of its copyright holder(s), and is made available #
# under a license. If you do not know the terms of #
# the license, please stop and do not read further. #
# #
#################################################################
.arch armv6
.fpu vfp
.text
.align 2
.global op_zbstart
.type op_zbstart, %function
op_zbstart:
@ args = 0, pretend = 0, frame = 0
@ frame_needed = 1, uses_anonymous_args = 0
@ link register save eliminated.
str fp, [sp, #-4]!
add fp, sp, #0
mov r3, #0
mov r0, r3
add sp, fp, #0
ldmfd sp!, {fp}
bx lr
.size op_zbstart, .-op_zbstart